Verilog if case statements
Verilog HDL offers three different if statements Condit …
Operators and Expressions
Verilog Operator Name Functional Group [ ] bit-select o …
Verilog data types, constant and variable
4 basic data types: reg wire integer parameter Constant …
Using Verilog HDL to achieve and simulate a simple logic gate combination
Logic gate description: 3 AND gates, 1 OR gate, and 2 i …
继续阅读“Using Verilog HDL to achieve and simulate a simple logic gate combination”
Solutions of Modelsim simulation waveform object empty
The modules and Verilog files can be compiled correctly …
继续阅读“Solutions of Modelsim simulation waveform object empty”
整活-有屏幕的地方就有苹果
烂活！
下一代网络 期末报告
HTTPS相关资料 HTTPS定义 HTTPS (Secure Hypertext Transfer Prot …
C++笔记8.08
知识点1 STL的概述 STL(Standard Template Library)标准模板库 STL的三大组 …
eBridge通信实验指导
C++笔记7.06
知识点5 C++类型转换 1 静态类型转换(static_cast) 不支持不相关 用于类层次结构中基类和派生 …