Loops in Verilog
There are 4 different types of loop which we can use in …
Verilog if case statements
Verilog HDL offers three different if statements Condit …
Operators and Expressions
Verilog Operator Name Functional Group [ ] bit-select o …
Verilog data types, constant and variable
4 basic data types: reg wire integer parameter Constant …
Using Verilog HDL to achieve and simulate a simple logic gate combination
Logic gate description: 3 AND gates, 1 OR gate, and 2 i …
继续阅读“Using Verilog HDL to achieve and simulate a simple logic gate combination”
Solutions of Modelsim simulation waveform object empty
The modules and Verilog files can be compiled correctly …
继续阅读“Solutions of Modelsim simulation waveform object empty”